You are here:
FPD-link, 30Bits Color LVDS Receiver, 150Mhz (SVGA/WXGA)
Now available up to 150Mhz (90Mhz previously)
V-Trans 's FPD Link Receiver Macro is based on National Semiconductor openLDI specification v0.95 dated May 13th 1999 that allow the transfer of digital display data between a display source and a display device.
This receiver converts 5 LVDS, (low voltage differential signaling) data streams, into 30bits (single pixel) CMOS data plus 5 control signals (VSYNC, HSYNC, DE, and 2 user-defined signals).
At a maximum pixel rate of 90Mhz, LVDS data line speed is 630Mbps, providing a total maximum bandwidth of 3.15Gb/s (394Mbytes per second).
V-Trans 's FPD Link Receiver Macro is based on National Semiconductor openLDI specification v0.95 dated May 13th 1999 that allow the transfer of digital display data between a display source and a display device.
This receiver converts 5 LVDS, (low voltage differential signaling) data streams, into 30bits (single pixel) CMOS data plus 5 control signals (VSYNC, HSYNC, DE, and 2 user-defined signals).
At a maximum pixel rate of 90Mhz, LVDS data line speed is 630Mbps, providing a total maximum bandwidth of 3.15Gb/s (394Mbytes per second).
查看 FPD-link, 30Bits Color LVDS Receiver, 150Mhz (SVGA/WXGA) 详细介绍：
- 查看 FPD-link, 30Bits Color LVDS Receiver, 150Mhz (SVGA/WXGA) 完整数据手册
- 联系 FPD-link, 30Bits Color LVDS Receiver, 150Mhz (SVGA/WXGA) 供应商
FPD IP
- LVDS/FPD Link IP, Silicon Proven in GF 65/55LPe
- LVDS/FPD Link IP, Silicon Proven in GF 28LPe
- FPD LVDS Display Interface - 1 & 2 Port LVDS Panels
- Display LVDS/MIPI D-PHY/sub-LVDS combo Transmitter 1.0G/2.5G/1.0Gbps 10-Lane
- Display LVDS single link/dual link Transmitter 1.12Gbps 8-Lane
- LVDS serdes 28:4 channel compression TX 20-170Mhz