16bit 5Gsps silicon proven High performance Current Steering DAC IP Core
You are here:
FEC RS (254,250) Encoder IP
FEC RS (254,250) Encoder core is compliant with standard VESA DisplayPort version 1.4/2.0. Through its compatibility, it provides a simple interface to a wide range of low-cost devices. FEC RS (254,250) Encoder IIP is proven in FPGA environment. The host interface of the FEC RS (254,250) Encoder can be simple interface or can be AHB, AHB-Lite, APB, AXI, AXI-Lite, Tilelink, OCP, VCI, Avalon, PLB, Wishbone or custom buses.
查看 FEC RS (254,250) Encoder IP 详细介绍:
- 查看 FEC RS (254,250) Encoder IP 完整数据手册
- 联系 FEC RS (254,250) Encoder IP 供应商