MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
Ethernet MAC 10G/25G
The Client-side interface is a 64-bit AXI-S and comes with a 64-bit XGMII interfaces on the PHY side. The Ethernet MAC IP features a compact and low latency solution, it is highly configurable and can optionally include IEEE 1588 Timestamping Unit (TSU). The Ethernet MAC IP is prepared for easy integration with Comcores Ethernet PCS 10G/25G IP solution.
查看 Ethernet MAC 10G/25G 详细介绍:
- 查看 Ethernet MAC 10G/25G 完整数据手册
- 联系 Ethernet MAC 10G/25G 供应商
Block Diagram of the Ethernet MAC 10G/25G
Ethernet IP
- 10G-100G MACsec Security Module for Ethernet
- 224G Ethernet PHY in TSMC (N3E)
- 112G Ethernet PHY in TSMC (N7, N5, N3P)
- Multi-protocol SerDes PMA
- 1-56/112G Multi-protocol Serdes (Interlaken, JESD204, CPRI, Ethernet, OIF/CEI)
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency