The LatticeSCM Ethernet flexiMAC™ MACO™ IP core is a flexible packet framer and parser that can implement Layer2 (data link layer or MAC) functionality for various standards. The flexiMAC functionality complements the Layer1 (physical layer) multi-protocol functionality of the LatticeSCM Physical Coding Sublayer (PCS) and is implemented in MACO hard logic. This yields a complete Layer1/Layer2 solution for 1/10Gb Ethernet standards.
The flexiMAC core assists the FPGA designer’s efforts by providing pretested, reusable functions that can be easily plugged in, freeing designers to focus on their unique system architecture. These blocks eliminate the need to “re-invent the wheel,” by providing either an industry-standard Layer 2 flexible packet framer and parser or a Layer 1 multi-protocol functionality of the Physical Coding Sublayer (PCS) module. This proven core is optimized utilizing the LatticeSCM device’s MACO architecture, resulting in fast, small cores that utilize the latest architecture to its fullest.
* ispLEVER version 7.0 or later
* MACO design kit
* MACO license file