You are here:
eSPI & SPI Slave Controller w/FIFO
The Digital Blocks DB-eSPI-SPI-S-AMBA is a Serial Peripheral Interface (SPI) Controller Verilog IP Core supporting the addition of Enhanced SPI (eSPI) bus transfers to the standard SPI Slave Controller. The DB-eSPI-SPI-S contains an AMBA AXI, AHB, or APB Bus Interface for interfacing a microprocessor to external eSPI or SPI Master devices.
The DB-eSPI-SPI-S contains both eSPI and SPI Slave functions. Programming the DB-eSPI-SPI-S lets it communicate with external eSPI or SPI Masters. The eSPI Slave Controller is a smaller VLSI footprint than the DB-eSPI-SPI-MS version, which supports both Master and Slave functions.
The DB-eSPI-SPI-S contains both eSPI and SPI Slave functions. Programming the DB-eSPI-SPI-S lets it communicate with external eSPI or SPI Masters. The eSPI Slave Controller is a smaller VLSI footprint than the DB-eSPI-SPI-MS version, which supports both Master and Slave functions.
查看 eSPI & SPI Slave Controller w/FIFO 详细介绍：
- 查看 eSPI & SPI Slave Controller w/FIFO 完整数据手册
- 联系 eSPI & SPI Slave Controller w/FIFO 供应商