You are here:
eSPI & SPI Master Controller w/FIFO
The Digital Blocks DB-eSPI-SPI-M-AMBA is a Serial Peripheral Interface (SPI) Controller Verilog IP Core supporting the addition of Enhanced SPI (eSPI) bus transfers to the standard SPI Master/Slave Controller. The DB-eSPI-SPI-M contains an AMBA AXI, AHB, or APB Bus Interface for interfacing a microprocessor to external eSPI or SPI Slave devices.
The DB-eSPI-SPI-M contains both eSPI and SPI Master functions. Programming the DB-eSPI-SPI-M lets it communicate with external eSPI or SPI Slaves. The eSPI Master Controller is a smaller VLSI footprint than the DB-eSPI-SPI-MS version, which supports both Master and Slave functions.
The DB-eSPI-SPI-M contains both eSPI and SPI Master functions. Programming the DB-eSPI-SPI-M lets it communicate with external eSPI or SPI Slaves. The eSPI Master Controller is a smaller VLSI footprint than the DB-eSPI-SPI-MS version, which supports both Master and Slave functions.
查看 eSPI & SPI Master Controller w/FIFO 详细介绍：
- 查看 eSPI & SPI Master Controller w/FIFO 完整数据手册
- 联系 eSPI & SPI Master Controller w/FIFO 供应商