You are here:
eNOR embedded Flash embedded IP
Zhuhai Chuangfeixin’s Floating-gate eNOR Flash memory macro are silicon characterized and qualified on Huali Microelectronics Corporation 65nm Floating Gate technology. The eNOR macro have demonstrated to achieve 10 years of data retention reliability and passed 1000hours of burn-in reliability tests. The Zhuhai Chuangfeixin floating-gate eNOR IP are cost optimized in terms of area and density, reliability and performance.
“With our Floating gate based eNOR flash memory IP and stand-alone SPI NOR flash products fully qualified in Huali’s 65nm floating gate flash technology, our IP and Flash business not only in USA、China market but also to serve Worldwide design houses, who need our stand-alone NOR and NAND flash memory and embedded flash IP (Antfuse OTP, MTP, eNOR and eNAND) solutions. Our technology has such advantages as ultra-high reliability and security, automotive grade operation temperature range (-45C to 125C), high speed, ultra-low power, high density and low program voltages.
“With our Floating gate based eNOR flash memory IP and stand-alone SPI NOR flash products fully qualified in Huali’s 65nm floating gate flash technology, our IP and Flash business not only in USA、China market but also to serve Worldwide design houses, who need our stand-alone NOR and NAND flash memory and embedded flash IP (Antfuse OTP, MTP, eNOR and eNAND) solutions. Our technology has such advantages as ultra-high reliability and security, automotive grade operation temperature range (-45C to 125C), high speed, ultra-low power, high density and low program voltages.
查看 eNOR embedded Flash embedded IP 详细介绍：
- 查看 eNOR embedded Flash embedded IP 完整数据手册
- 联系 eNOR embedded Flash embedded IP 供应商
eFlash，eNOR，eMemories，embedded Flash，embedded IP
- Embedded Flash Protection with Hardware Root of Trust and Lite Crypto Engine
- UMC 55nm Embedded Flash and Embedded E2PROM Ultra Low Power Split-Gate Process_x000D_
- UMC 55nm embedded flash and embedded E2PROM ultra low power split-gate process synchronous well bias feature HVT periphery high density single port SRAM memory compiler.
- UMC 55nm embedded flash and embedded E2PROM ultra low power split-gate process synchronous well bias feature HVT periphery high density single port SRAM memory compiler with row redundancy.
- UMC 55nm embedded flash and embedded E2PROM ultra low power split-gate process synchronous well bias feature HVT+uHVT periphery high density single port SRAM memory compiler.
- UMC 55nm embedded flash and embedded E2PROM ultra low power split-gate process synchronous well bias feature HVT+uHVT periphery high density single port SRAM memory compiler with row redundancy.