EBR-1553 IP Core - Enhanced Bit Rate
The memory is a true dual port RAM as defined by the FPGA target, with both sides independently reading or writing data. The CPU should supply the memory control signals, address, data, chip select and write enable synchronized with the clock signal supplied to the core. This synchronized approach will ensure robustness of operation. Since the core and the user logic work with the same clock, the design will have no transient effects.
EBR1553D can be used on any FPGA, using any clock frequency and memory size. This ensures quick and reliable integration with user’s design. The parametrically settable clock frequency can be set from 60 Mhz and up – reduces number of clock domains in design.
查看 Enhanced Bit Rate 1553 IP Core for FPGA 详细介绍:
- 查看 Enhanced Bit Rate 1553 IP Core for FPGA 完整数据手册
- 联系 Enhanced Bit Rate 1553 IP Core for FPGA 供应商
Block Diagram of the Enhanced Bit Rate 1553 IP Core for FPGA

Mil-Std-1553 IP
- Multi Protocol IO Concentrator (RDC) IP Core for Safe and Secure Ethernet Network
- DO-254 MIL-STD-1553 1.00a
- MIL-STD-1553 A/B compliant IP with DDC software API and register compatibility
- Mil-STD-1553B BC/RT/MT with PCI interface IP Core for FPGA
- MIL-STD-1553 Bus Controller, Remote Terminal, and Monitor Terminal
- Wiring Fault Detection FPGA IP Core for MIL-STD-1553 and ARINC825