USB 3.2 Gen2x2 with PIPE 4.3 and USB2.0 with UTMI+ interface
eFPGA IP cores for GF 12LP/LP+/14LPP
The EFLX4K DSP IP core is identical except some LUTs are replaced with MACs: 3K LUT4s, 1Kb of Distributed Memory, 40 MACs (22x22 multiplier with 48 bit accumulator and pre-adder; pipelined 10 in a row).
EFLX4K Logic and DSP cores can be interchangeably arranged in arrays up to 500K LUT4s, with optional integrated RAM of any kind.
The EFLX4K GlobalFoundries 14LPP validaiton chip is in characterization over process/voltage/termpature. 12LP/12LP+ is GDS compatible with faster AC timing
查看 eFPGA IP cores for GF 12LP/LP+/14LPP 详细介绍:
- 查看 eFPGA IP cores for GF 12LP/LP+/14LPP 完整数据手册
- 联系 eFPGA IP cores for GF 12LP/LP+/14LPP 供应商