You are here:

eDisplayPort v1.4 Receiver Controller IP Core

This eDisplayPort 1.4 Rx Controller IP Core is a versatile and comprehensive solution designed for easy integration into any SoC or FPGA development. It supports the eDP 1.4b specification and can be implemented in any technology, making it highly adaptable for various design needs. With a wide range of host bus interfaces, including AHB, AHB-Lite, APB, AXI, AXI-Lite, Tilelink, OCP, VCI, Avalon, PLB, Wishbone, or custom buses, it seamlessly integrates into any design architecture. Delivered in Verilog RTL, the eDP Receiver IP Core can be implemented in either ASIC or FPGA, offering flexibility in hardware choices. The IP has been validated using FPGA, ensuring its reliability and performance in real-world scenarios. The comprehensive package includes RTL code, test scripts, and a test environment for streamlined simulation. This eDisplayPort Rx IP Core is a feature-rich, user-friendly, and synthesizable design that empowers developers to effortlessly integrate it into their SoC or FPGA projects. With its support for eDP 1.4b, compatibility with various host bus interfaces, and flexible implementation options, it provides a robust solution for high-quality video and audio reception in electronic devices.