You are here:
Dual Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 80 k
Foundry sponsored - Dual Port SRAM compiler - TSMC 90 nm LPeF - Memory otimized for high density and low power - compiler range up to 80 k
特色
- Reduced the die cost
- Unique architecture optimizing the periphery area for outstanding area gain
- Routing allowed upwards from Metal 4, Support Metal 5 top Metal option
- Extend the battery life
- Ultra low leakage thanks to careful design strcutures ▪ Optional byte write and bit wise write capability
- Data retention mode
- Make the integration easier
- Wide flexibility for words and bits per word
- Two completely independent Read/Write Ports which implements full Dual-Port (2RW) functionality
- Enable right on 1st pass design, the Dolphin integration quality
- Complete mismatch validation of the memory architecture taking in account local and global dispersion
- Extended validation for high coverage rate of the compiler
查看 Dual Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 80 k 详细介绍：
- 查看 Dual Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 80 k 完整数据手册
- 联系 Dual Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 80 k 供应商
SRAM
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- General purpose microprocessor with integrated SRAM controller and real time execution unit, optimized for low cost, low power microcontroller applications
- MCU with integrated 64-bit SRAM controller, Memory Protection Unit and real-time, low latency execution unit, optimized for low cost, low power microcontroller and embedded applications
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- Single Port, Ultra High Speed, GF 22FDX, SRAM Memory Compiler
- 32-bit SRAM/PROM Controller