You are here:
Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process
UMC 55nm 1.0V Standard Performance (SP) Low-K Logic process synchronous, high density, Dual Port SRAM with row redundancy option.
查看 Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process 详细介绍：
- 查看 Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process 完整数据手册
- 联系 Dual Port SRAM Compiler IP, Support Repair Features, UMC 55nm SP process 供应商