You are here:
Dual-issue, 64-bit RISC-V application processor core with 7-stage pipeline
The A71 is a powerful 2-way superscalar, 64-bit RISC-V application processor aimed at systems running Linux. The core has an in-order 7-stage pipeline enabling greater than 1 GHz frequencies in 22nm HPC.
The core includes integrated L1 data and instruction caches, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like all Codasip RISC-V cores it is possible to create custom instructions using Codasip Studio to extend the ISA and to generate corresponding hardware and software development kits.
The core includes integrated L1 data and instruction caches, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like all Codasip RISC-V cores it is possible to create custom instructions using Codasip Studio to extend the ISA and to generate corresponding hardware and software development kits.
查看 Dual-issue, 64-bit RISC-V application processor core with 7-stage pipeline 详细介绍：
- 查看 Dual-issue, 64-bit RISC-V application processor core with 7-stage pipeline 完整数据手册
- 联系 Dual-issue, 64-bit RISC-V application processor core with 7-stage pipeline 供应商
Block Diagram of the Dual-issue, 64-bit RISC-V application processor core with 7-stage pipeline
RISC-V IP
- RISC-V processor - 32 bit, 5-stage pipeline
- 64-bit RISC-V application processor core with 7-stage pipeline
- Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers
- 64-bit RISC-V application processor core with L2 cache coherence
- Compact RISC-V Processor - 32 bit, 3-stage pipeline, 16 registers
- TESIC RISC-V CC EAL5+ Secure Element Soft/Hard Macro