Dual channel 12-bit, 4GS/s ADC IP for 5G in 8nm process
查看 Dual channel 12-bit, 4GS/s ADC IP for 5G in 8nm process 详细介绍:
- 查看 Dual channel 12-bit, 4GS/s ADC IP for 5G in 8nm process 完整数据手册
- 联系 Dual channel 12-bit, 4GS/s ADC IP for 5G in 8nm process 供应商
A/D IP
- Securyzr iSE S700 neo series by Secure-IC: an integrated Secure Element (iSE) for automotive
- FlexNoC Functional Safety (FuSa) Option helps meet up to ISO 26262 ASIL B and D requirements against random hardware faults.
- 12-bit 50/100MSPS SAR A/D Converter in 55nm LL
- 2D GPU / Vector Graphics Accelerator - D/AVE 2D
- 2.5D GPU / 2D & 3D Vector Graphics (OpenVG) Accelerator - D/AVE HD
- 3D GPU / OpenGL ES 2.0 GPU - D/AVE NX