DSC 1.2b Encoder
The encoder supports all DSC 1.2b coding schemes, such as MMAP, BP, MPP, and ICH, and handles multiple color formats including YCbCr 4:4:4, 4:2:2, 4:2:0, and RGB. Additionally, the core is cost-effective and scalable, meeting the demands of higher resolution or higher frame rate displays, and supports up to 2-slice encoding.
查看 DSC 1.2b Encoder 详细介绍:
- 查看 DSC 1.2b Encoder 完整数据手册
- 联系 DSC 1.2b Encoder 供应商
Block Diagram of the DSC 1.2b Encoder
DSC IP
- VESA DSC (Display Stream Compression) 1.2b Video Encoder
- VESA DSC (Display Stream Compression) 1.2b Video Decoder
- ASIL-B Ready ISO 26262 Certified VESA DSC (Display Stream Compression) 1.1 Encoder
- VESA DisplayPort 1.4 RX IP Subsystem for Xilinx FPGAs
- VESA DSC 1.2b Encoder for Xilinx FPGAs
- VESA DSC 1.2b Decoder IP Core for Xilinx FPGAs