You are here:
DLL IP, Input: 18MHz - 45MHz, Output: 18 - 45MHz, UMC 90nm SP process
Input 18M-45MHz, output 18M-45MHz, timing generator DLL, UMC 90nm SP/RVT Low-K process.
查看 DLL IP, Input: 18MHz - 45MHz, Output: 18 - 45MHz, UMC 90nm SP process 详细介绍:
- 查看 DLL IP, Input: 18MHz - 45MHz, Output: 18 - 45MHz, UMC 90nm SP process 完整数据手册
- 联系 DLL IP, Input: 18MHz - 45MHz, Output: 18 - 45MHz, UMC 90nm SP process 供应商
PLL/DLL IP
- Programmable DLL, fully digital PLL - TSMC 28nm 28HP (CLN28HP)
- Programmable DLL, fully digital PLL - TSMC 40nm 40G (CLN40G)
- Programmable DLL, fully digital PLL - TSMC 40nm 40LP (CLN40lp)
- Fully Digital Glitch Free PLL TSMC HPC+28nm - 200-2000 MHz
- High Performance Fractional-N RF Frequency Synthesizer PLL in UMC 40LP
- Fractional-N PLL for Performance Computing in GlobalFoundries 22FDX