5V Library for Generic I/O and ESD Applications TSMC 12NM FFC/FFC+
You are here:
Display Port Receiver IP
Display Port Receiver core is compliant with Display Port version 2.0 specification. Through its compatibility, it provides a simple interface to a wide range of low-cost devices. DISPLAY PORT RECEIVER IIP is proven in FPGA environment. The host interface of the Display Port can be simple interface or can be AMBA APB, AMBA AHB, AMBA AXI, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.
查看 Display Port Receiver IP 详细介绍:
- 查看 Display Port Receiver IP 完整数据手册
- 联系 Display Port Receiver IP 供应商
Display Port Receiver IP IP
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 28HPC+
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 28HPC
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 40LP
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in UMC 40SP
- Display Port 1.4 Rx PHY & Controller IP (Silicon Proven in IDM 180nm /150nm)
- HDMI - Display Port Combo PHY IP, Silicon Proven in TSMC 28HPC+