You are here:
Display Port 2-Lane Transmitter PHY
特色
- M31 Display Port is fully compliant to DisplayPort specification version 1, revision 2a
- Includes 2 Lanes DisplayPort Transmitter
- Includes AUX Channel transceiver
- Supports data rate of 5.4/2.7/1.62 Gbps per lane
- Supports logic circuit for PMA-only PHY control (without protocol)
- Supports 10/12/25/27 MHz clock input source for High-speed multi-rate PLL
- Supports post-cursor 1 FFE for Main Link transmitter
- Supports 0.8 V TX output swing for Main Link transmitter
- Supports 0/3.5/6.0 dB Pre-emphasis for Main Link transmitter
- Supports 20-bit databus width of parallel interface
- Supports PLL-alive mode
- Supports built-in internal loopback mode for testing
查看 Display Port 2-Lane Transmitter PHY 详细介绍:
- 查看 Display Port 2-Lane Transmitter PHY 完整数据手册
- 联系 Display Port 2-Lane Transmitter PHY 供应商
Display Port IP
- Display Port v1.4 Rx PHY & Controller IP, Silicon Proven in TSMC 40LP
- Display Port v1.4 Tx PHY & Controller IP, Silicon Proven in TSMC 12FFC
- PCI Express GEN-3/Display Port SERDES PHY - Samsung 28 28LPP
- Display Port 1.2 Tx PHY & Controller IP (Silicon Proven in STMicro 28FDSOI)
- HDMI 1.4 Display Port 1.4 Combo Rx PHY IP (Silicon Proven in TSMC 28HPC+)
- FPD LVDS Display Interface - 1 & 2 Port LVDS Panels