You are here:
Digital Video Broadcast - Asynchronous Serial Interface
MW_ASI/SMPTE_SERDES cores implements related standards, by means of a precise and robust design, to inexpensive devices, (from Spartan3 up to 7Series families) using reduced FPGA resources.
This implies, at system level, two major benefits:
– No external deserializer devices are required
– Several instances of the core can be mapped in the same low-cost FPGA
MW_ASI/SMPTE_SERDES_RX performs three major tasks:
– Recovery and resampling serial data
– Framing data in the correct word boundary
– Decoding the 8B/10B encoded word
– TS flow delineation and synchronization
– TS flow adapting to user clock
MW_ASI/SMPTE_SERDES_TX adapts TS flow from yser clock to transmission clock, encodes words in 8B/10B format and serializes the data for transmission.
Clock infrastructures (PLLs, DCMs, BUFGs) are common to all core instances.
This implies, at system level, two major benefits:
– No external deserializer devices are required
– Several instances of the core can be mapped in the same low-cost FPGA
MW_ASI/SMPTE_SERDES_RX performs three major tasks:
– Recovery and resampling serial data
– Framing data in the correct word boundary
– Decoding the 8B/10B encoded word
– TS flow delineation and synchronization
– TS flow adapting to user clock
MW_ASI/SMPTE_SERDES_TX adapts TS flow from yser clock to transmission clock, encodes words in 8B/10B format and serializes the data for transmission.
Clock infrastructures (PLLs, DCMs, BUFGs) are common to all core instances.
查看 Digital Video Broadcast - Asynchronous Serial Interface 详细介绍：
- 查看 Digital Video Broadcast - Asynchronous Serial Interface 完整数据手册
- 联系 Digital Video Broadcast - Asynchronous Serial Interface 供应商