5V Library for Generic I/O and ESD Applications TSMC 12NM FFC/FFC+
You are here:
Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 90nm 90G,GT,LP
Dolphin's hardened DDR2/3/4 SDRAM PHY and LPDDR2/3 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 2133 Mbps. It is fully compliant with the DFI 3.1 specification, and features include slew rate control, per-bit de-skew, gate training, read and write leveling and built-in self test (BIST).
查看 Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 90nm 90G,GT,LP 详细介绍：
- 查看 Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 90nm 90G,GT,LP 完整数据手册
- 联系 Digital Delay Locked Loop (133MHz – 333MHz) - TSMC 90nm 90G,GT,LP 供应商
interface IP IP
- PCIe 6.1 Controller
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- HW/SW interface foundation for design innovation