LPDDR5/4/4X PHY IP for TSMC N6
Optimized for high performance, low latency, low area, low power, and ease of integration, the LPDDR5/4/4X PHY is provided as hardened IP components (macrocells) to facilitate the following types of signals:
- Single-ended Command/Address (C/A) and Data (DQ) signals
- Differential signals (clock, data strobe, and WCK signals)
- CMOS logic-level based C/A signals
The macrocells include fully integrated IOs and are easily assembled into a variety of configurations supporting a wide range of SoC DRAM interface requirements. Supporting the GDSII-based PHY is the RTL-based PHY Utility Block (PUB) that features Synopsys’ unique firmware-based training capability. In addition to training the interface after boot-up, the PUB contains the configuration registers for the PHY, performs periodic delay line compensation against voltage and temperature drift, performs DRAM retraining, and facilitates ATE testing and interface diagnostics. The LPDDR5/4/4X PHY includes a DFI 5.0 interface to the memory controller and can be combined with the DesignWare LPDDR5/4/4X Controller for a complete DDR interface solution.
查看 DesignWare LPDDR5/4/4X PHY IP for TSMC N6 详细介绍:
- 查看 DesignWare LPDDR5/4/4X PHY IP for TSMC N6 完整数据手册
- 联系 DesignWare LPDDR5/4/4X PHY IP for TSMC N6 供应商
Video Demo of the DesignWare LPDDR5/4/4X PHY IP for TSMC N6
SDRAMs such as DDR, LPDDR, and HBM offer unique advantages for automotive, artificial intelligence (AI), cloud, and mobile applications. However, the selected memory solution impacts the performance, power, and area requirements of SoCs, making it important to choose the right memory technology and interface IP for the target design. Meet your specific design targets by using Synopsys’ high-performance, silicon-proven DDR memory interface IP solutions compliant with the latest JEDEC standards.