MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm, 12nm, N5)
You are here:
Denali High-Speed DDR PHY for UMC
Provides the industry's highest data rates with low-latency througput while balancing power consumption and minimizing area
Developed by experienced teams with industry-leading domain expertise and extensively validated with multiple hardware platforms, the DDR PHY IP is silicon-proven and can provide customers with ease of integration and faster time to market.
Developed by experienced teams with industry-leading domain expertise and extensively validated with multiple hardware platforms, the DDR PHY IP is silicon-proven and can provide customers with ease of integration and faster time to market.
查看 Denali High-Speed DDR PHY for UMC 详细介绍：
- 查看 Denali High-Speed DDR PHY for UMC 完整数据手册
- 联系 Denali High-Speed DDR PHY for UMC 供应商