Denali DDR PHY for TSMC
The latest Denali high-speed DDR PHY IP is comprised of architectural improvements to its highly successful predecessor, achieving breakthrough performance, lower power consumption, and smaller overall area. The application-optimized DDR PHY IP can achieve speeds up to 4266Mbps. Low-power features include the addition of VDD low-power idle state in the PHY, and power-efficient clocking during low-speed operation for longer battery life and greener operation. Redesigned I/O elements reduce the overall area by up to 20%. The DDR PHY IP is developed by experienced teams with industry-leading domain expertise and is extensively validated with multiple hardware platforms. It is engineered to quickly and easily integrate into SoC and is verified with the Denali controller IP for DDR as part of a complete memory subsystem solution. The Denali DDR PHY IP is designed to connect seamlessly and work with a third-party DFI-compliant memory controller.
查看 Denali DDR PHY for TSMC 详细介绍:
- 查看 Denali DDR PHY for TSMC 完整数据手册
- 联系 Denali DDR PHY for TSMC 供应商