You are here:
DDR5 Controller and PHY
Cadence has prototyped the world’s first IP interface in silicon for a preliminary version of DDR5 standard. A test chip contains the next-generation memory interface IP based on the industry consensus of what is likely to be in the DDR5 standard, and Micron has supplied prototype DRAM chips. The test chip was fabricated in a 7nm process and contains both the controller and PHY. The prototype successfully achieves 4400 megatransfers per second, 37.5% faster than the fastest commercially available DDR4 memory.
特色
- Silicon-proven DRAM interoperability at 4400 MT/s
- Lowest-latency DDR controller and PHY IP
- Extremely flexible in configuration and PHY placement with Firm PHY model
- Advanced DDR PHY clocking architecture minimizes clock jitter
优势
- Configurable to meet specific data traffic profiles
- Optimized low latency for data-intensive applications
- Future-proof system design for emerging DDR standards
可交付内容
- Documentation including integration and user guide, release notes
- Clean, readable, synthesize-able Verilog RTL
- Synthesis and STA scripts
- GDS II macros with abstract in LEF
- Liberty Timing model
- Verilog testbench with memory model, configuration files, and sample tests
- Verification IP set up files
- SDF for back-annotated timing verification
- Verilog models of I/O pads, and RTL for all PHY modules
应用
- High-performance computing
- Networking
查看 DDR5 Controller and PHY 详细介绍：
- 查看 DDR5 Controller and PHY 完整数据手册
- 联系 DDR5 Controller and PHY 供应商
DDR5
- DDR5/4 PHY in TSMC (16nm, 7nm)
- DDR5 Controller and PHY
- PHY IP for HBM2 for Samsung 10LPP
- DDR and LPDDR 4/3/2 controllers for low power and high Reliability, Availability and Serviceability (RAS) targeting automotive
- DDR and LPDDR 4/3/2 controllers for low power and high Reliability, Availability and Serviceability (RAS)
- DDR and LPDDR 3/2 controllers for low power and high Reliability, Availability and Serviceability (RAS)