Multi-Video-Source Multiplexing Serial Video Transmitter for MIPI CSI2
You are here:
DDR3/4 and LPDDR2/3/4/4x Combo PHY&MAC
With sophisticated architecture and advanced technology, this DDR3/4 and LPDDR2/3/4/4x IP combo solution with high performance and low power. In 12~28nm CMOS process, KNiulink could offer both controller and PHY IPs. DDR3/4 and LPDDR2/3/4/4x could be supported in this combo solution. The speed of LPDDR4/4x is up to 4266Mbps. In architecture, it supports Multiport AMBA AXI interface, configurable port number and support asynchronous or synchronous AXI port. For PHY interface, it will integrate DFI4.0 compatible design. One de-skew PLL is embedded inside the PHY to improve jitter performance.
查看 DDR3/4 and LPDDR2/3/4/4x Combo PHY&MAC 详细介绍：
- 查看 DDR3/4 and LPDDR2/3/4/4x Combo PHY&MAC 完整数据手册
- 联系 DDR3/4 and LPDDR2/3/4/4x Combo PHY&MAC 供应商
DDR3/4 IP
- TSMC GF Intel Samsung Deskew Frequency Synthesizer PLL
- High Performance DDR5/4/3 Memory Controller
- DDR4/3, LPDDR5x/5/4x/4 Memory Controller IP
- DDR3/DDR4 IP solution with high performance and low power
- DDR 4/3 Memory Controller IP - 2400MHz
- 40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage