You are here:
DDR2 & DDR3 Fault Tolerant Memory Controller
FTADDR is a memory controller for DDR2 and DDR3 SDRAM memory devices. It uses a strong error correction code to achieve exceptional fault tolerance.
On the memory side, it presents a DFI interface for connection to an on-chip physical layer (PHY) that manages the low-level timing and data recovery and then provides the I/O buffers. Towards the system-on-chip, it presents the memory through an AMBA AHB slave interface.
On the memory side, it presents a DFI interface for connection to an on-chip physical layer (PHY) that manages the low-level timing and data recovery and then provides the I/O buffers. Towards the system-on-chip, it presents the memory through an AMBA AHB slave interface.
查看 DDR2 & DDR3 Fault Tolerant Memory Controller 详细介绍：
- 查看 DDR2 & DDR3 Fault Tolerant Memory Controller 完整数据手册
- 联系 DDR2 & DDR3 Fault Tolerant Memory Controller 供应商
Block Diagram of the DDR2 & DDR3 Fault Tolerant Memory Controller
