MIPI D-PHY Universal IP - 4.5Gbps/lane, MIPI D-PHY v2.5 Compliant in TSMC 22ULP
You are here:
DC-DC IP, Input: 3.3V, Output: 5V/100mA, UMC 90nm SP process
Boosting voltage from 3.3V to 5V, 100mA driving capability, Ivcca=200uA @ Idrive=0mA, Pulse Width Modulator, UMC 90nm SP/RVT Low-K process.
查看 DC-DC IP, Input: 3.3V, Output: 5V/100mA, UMC 90nm SP process 详细介绍：
- 查看 DC-DC IP, Input: 3.3V, Output: 5V/100mA, UMC 90nm SP process 完整数据手册
- 联系 DC-DC IP, Input: 3.3V, Output: 5V/100mA, UMC 90nm SP process 供应商
Power IP IP
- Multi-Protocol Crypto Packet Engine, Low Power, Bus Attached
- Low-Latency SerDes PMA
- Power Deliver Network Monitoring and Droop Detection
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software