You are here:
DC-DC IP, Input: 3.3V, Output: +/- 12.5V / +6V, UMC 0.35um Logic process
Three pulse width modulation, boosting voltage from 3.3V to +/-12.5V, and +6V, Ivcca=450uA @ Idrive=0.
查看 DC-DC IP, Input: 3.3V, Output: +/- 12.5V / +6V, UMC 0.35um Logic process 详细介绍：
- 查看 DC-DC IP, Input: 3.3V, Output: +/- 12.5V / +6V, UMC 0.35um Logic process 完整数据手册
- 联系 DC-DC IP, Input: 3.3V, Output: +/- 12.5V / +6V, UMC 0.35um Logic process 供应商
Power IP IP
- High-performance ARC HS3x and HS4x processors are optimized for GHz+ operating speeds with minimum area and power consumption
- Compact, ultra-low power ARC EM processors and ASIL-Ready ARC EM Safety Island IP feature excellent code density
- eFPGA Tile with power management for TSMC 40ULP & 40LP
- Fully Self-contained Single/Multi Port USB Type-C Power Delivery IP
- Digital and mixed-signal IP and ASIC RISC-V reference design for USB Type-C/PD power adapter/charger
- Smallest, Lowest Power ARM Multicore Applications Processor