You are here:
DAC Correction Filter
The DAC Correction Filter FPGA core family provides correction in the discrete-time digital domain for the sin(x)/x frequency response of a typical Digital to Analog Converter (DAC). The DCF cores are implemented as multiplierless Finite Impulse Response (FIR) filters with configurable input and output bit widths and automatic arithmetic saturation of the output to prevent numeric rollover distortion.
查看 DAC Correction Filter 详细介绍：
- 查看 DAC Correction Filter 完整数据手册
- 联系 DAC Correction Filter 供应商
Block Diagram of the DAC Correction Filter
