You are here:
CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad.
VeriSilicon CSMC 0.13μm 1.2V/3.3V DUP I/O Cell Library developed by VeriSilicon is optimized for Central Semiconductor Manufacturing Corporation (CSMC) 0.13μm Logic 1P8M Salicide 1.2/3.3V process. This library supports Device Under Pad (DUP).
This library includes analog I/O cells and digital I/O cells. The digital I/O cells can take 5V tolerance and work with configurable and variable driving strength between 2mA - 24mA. Its maximum rating frequency is 200MHz, but the actual frequency depends on loading, system timing requirement and selected IO driver strength.
This library supports Inline DUP I/O pad.
This library includes analog I/O cells and digital I/O cells. The digital I/O cells can take 5V tolerance and work with configurable and variable driving strength between 2mA - 24mA. Its maximum rating frequency is 200MHz, but the actual frequency depends on loading, system timing requirement and selected IO driver strength.
This library supports Inline DUP I/O pad.
查看 CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad. 详细介绍:
- 查看 CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad. 完整数据手册
- 联系 CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad. 供应商
CSMC13V33 process DUPIO IP
- eFPGA IP - 100% third party standard cells
- PVT - Process, Voltage, and Temperature Monitor TSMC 7nm
- MIPI D-PHY Universal Tx / Rx v1.1 @1.5ghz Ultra Low Power for IoT & Wearables
- 512x8 Bits OTP (One-Time Programmable) IP, TSMC 12FFC 0.8V/1.8V Process
- Complete Neural Processor for Edge AI
- Process Detector (For DVFS and monitoring process variation), TSMC N7