You are here:
CSA3 Descrambler
The CSA 3 descrambler IP core is hardware implementation of DVB Common Scrambling Algorithm version 3. It was designed to remove protection from scrambled broadcast data by flow-through decryption of transport stream. It has simple custom interface for data with flow control and APB 3.0 slave interface (backward compatible with APB 2.0) for set keys.
The CSA 3 descrambler IP core was designed for handled up to four different transport streams with even and odd keys for each TS. Handling of one 128-bit data word takes about 78 clock cycles (i.e. about 5 clock cycles per 1 byte).
The CSA 3 descrambler IP core was designed for handled up to four different transport streams with even and odd keys for each TS. Handling of one 128-bit data word takes about 78 clock cycles (i.e. about 5 clock cycles per 1 byte).
查看 CSA3 Descrambler 详细介绍：
- 查看 CSA3 Descrambler 完整数据手册
- 联系 CSA3 Descrambler 供应商
Block Diagram of the CSA3 Descrambler
