You are here:
Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers
The L30(F) is a small, efficient 32-bit embedded RISC-V processor aimed at embedded systems with more modest processing requirements. The core has a 3-stage pipeline and has 32 general-purpose registers.
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip RISC-V cores, it is possible to create custom instructions using Codasip Studio to extend the L30 and to generate corresponding hardware and software development kits.
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip RISC-V cores, it is possible to create custom instructions using Codasip Studio to extend the L30 and to generate corresponding hardware and software development kits.
查看 Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers 详细介绍:
- 查看 Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers 完整数据手册
- 联系 Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers 供应商
Block Diagram of the Compact RISC-V Processor - 32 bit, 3-stage pipeline, 32 registers
Processor IP
- ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
- ARC-V RHX-105 dual-issue, 32-bit RISC-V processor for real-time applications (multi-core)
- ARC-V RMX-100 ultra-low power 32-bit RISC-V processor for embedded applications
- Secure-IC Securyzr(TM) Cyber Escort Unit IP provides real time detection of sero day attacks on processor
- 64-bit RISC-V Application Processor Core
- 64-bit RISC-V Application Processor Core