Compact RISC-V Processor - 32 bit, 3-stage pipeline, 16 registers
The core includes optional L1 data and instruction caches, optional instruction and data TCM, optional 8 or 16 PMP regions, an interrupt controller and RISC-V Debug module optionally with PC trace.
Like with all Codasip RISC-V cores, it is possible to create custom instructions using Codasip Studio to extend the L10 and to generate corresponding hardware and software development kits.
查看 Compact RISC-V Processor - 32 bit, 3-stage pipeline, 16 registers 详细介绍:
- 查看 Compact RISC-V Processor - 32 bit, 3-stage pipeline, 16 registers 完整数据手册
- 联系 Compact RISC-V Processor - 32 bit, 3-stage pipeline, 16 registers 供应商
Block Diagram of the Compact RISC-V Processor - 32 bit, 3-stage pipeline, 16 registers

Processor IP
- Real-time detector of zero-day attacks on processor - Cyber Escort Unit
- Deep Learning Processor
- Real-time Pixel Processor
- High-perf embedded MCU processor
- RT-660 DPA & Fault Injection Resistant Hardware Root of Trust Security Processor for Govt/Aero/Defense FIPS-140
- Smallest, Lowest Power ARM Multicore Applications Processor