400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
CML Buffer - TSMC CLN3E
The buffer macro is implemented in Analog Bits’ proprietary architecture that uses core devices at core voltage only.
查看 CML Buffer - TSMC CLN3E 详细介绍:
- 查看 CML Buffer - TSMC CLN3E 完整数据手册
- 联系 CML Buffer - TSMC CLN3E 供应商