Clocking Wizard
The Clocking Wizard simplifies the process of configuring the clocking resources in Xilinx FPGAs.
The LogiCORE™ IP Clocking Wizard generates HDL source code to configure a clock circuit to user requirements. The wizard can either automatically select an appropriate clocking primitive and configure buffering, feedback, and timing parameters for a clocking network, or help the user configure the attributes for a manually selected primitive. If desired, the user may also override any wizard-calculated parameter. Besides generating source HDL for the clocking circuit, the wizard also invokes the Xilinx timing analysis tools to generate a timing parameter report.
查看 Clocking Wizard 详细介绍:
- 查看 Clocking Wizard 完整数据手册
- 联系 Clocking Wizard 供应商