You are here:
Clock/Data Recovery PLL
The MXL-PLL-CDR is a clock/data recovery PLL implemented using a digital CMOS process. It is highly integrated and require no external components. Differential circuit techniques are employed to attain low jitter in the noisy environment typical of multi-million gates digital chip.
The circuit is designed in a modular fashion and desensitized to process variations. This facilitates process migration, and results in a robust design.
The circuit is designed in a modular fashion and desensitized to process variations. This facilitates process migration, and results in a robust design.
查看 Clock/Data Recovery PLL 详细介绍:
- 查看 Clock/Data Recovery PLL 完整数据手册
- 联系 Clock/Data Recovery PLL 供应商