You are here:
ChipScope Pro IBERT for Virtex-5 FPGA GTX Transceivers
The ChipScope™ Pro Integrated Bit Error Ratio Tester (IBERT) core for Virtex®-5 FPGA GTX transceivers is a customizable core that can be used to evaluate and monitor the health of the GTX transceivers. The design includes pattern generators and checkers implemented in FPGA logic, as well as access to the ports and attributes of the transceivers. Communication logic is also included to allow the design to be run time accessible through JTAG. The IBERT core is a self-contained design and when it is generated will run through the entire implementation flow including bit stream generation.
查看 ChipScope Pro IBERT for Virtex-5 FPGA GTX Transceivers 详细介绍：
- 查看 ChipScope Pro IBERT for Virtex-5 FPGA GTX Transceivers 完整数据手册
- 联系 ChipScope Pro IBERT for Virtex-5 FPGA GTX Transceivers 供应商
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC