You are here:
Charter 0.13um 1.2v APLL
This IP is a programmable Analog PLL suitable for high speed clock generation. High speed VCO can run from 50MHz to 500MHz. By setting different values of DM(5:0) and DN(6:0) according to different REFIN, CLK will be locked at the multiples of input frequency.
查看 Charter 0.13um 1.2v APLL 详细介绍：
- 查看 Charter 0.13um 1.2v APLL 完整数据手册
- 联系 Charter 0.13um 1.2v APLL 供应商
PLL phase locked loop IP
- TSMC 12 FFC 4GHz Clock Generator / Clock Synthersizer, PLL (Fractional / Integer)
- TSMC 12 FFC 8GHz Clock Generator / Clock Synthersizer, PLL (Fractional / Integer)
- Phase Locked Loop (PLL) Frequency Synthesizer Core
- Phase Locked Loop (PLL) Module
- Phase Locked Loop (PLL) Macro
- 200 MHz—800 Mhz Phase Locked Loop IP Block