MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
You are here:
Capless 1.8V output LDO with 2.0-3.6V input range - 0.18 EF
Capless 1.8V output LDO with 2.0-3.6V input range in 0.18 EF
查看 Capless 1.8V output LDO with 2.0-3.6V input range - 0.18 EF 详细介绍：
- 查看 Capless 1.8V output LDO with 2.0-3.6V input range - 0.18 EF 完整数据手册
- 联系 Capless 1.8V output LDO with 2.0-3.6V input range - 0.18 EF 供应商
LDO IP
- LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
- LDO Voltage Regulator, 250 mA, Adjustable 0.45 V to 0.9 V Output
- Analog Front End: 16x 12-bit 200 MSPS ADCs, 14x Voltage DACs, 4x 250 MSPS DACs, 4x TVM, LDO
- Analog Front End: 2x 12-bit 4 GSPS IQ ADCs, 2x 12-bit 8GSPS IQ DACs, bandgap, temp sensor, PLL, 4 x LDO
- LDO Linear Voltage Regulator
- Ultra-low quiescent LDO voltage regulator in TSMC 22ULL