MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
You are here:
Camera MIPI D-PHY Receiver 4.5Gbps 4-Lane
The CL12632M4R1AS1BIP4500 is an ideal means to link Camera Modules or CMOS Image Sensor (CIS) to ISP (Imaging Signal Processer) and DSP. The CL12632M4R1AS1BIP4500 is designed to support data rate in excess of maximum 4.5Gbps utilizing MIPI D-PHY v2-1 interface specification.
查看 Camera MIPI D-PHY Receiver 4.5Gbps 4-Lane 详细介绍：
- 查看 Camera MIPI D-PHY Receiver 4.5Gbps 4-Lane 完整数据手册
- 联系 Camera MIPI D-PHY Receiver 4.5Gbps 4-Lane 供应商
CAMERA IP
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- Camera SLVS-EC 3.0 Receiver 10.0Gbps 8-Lane
- Camera SLVS-EC/MIPI D-PHY/sub-LVDS/CMOS1.8 combo Receiver 5.0G/2.5G/1Gbps/166MHz 8-Lane
- IP Camera Front End
- MIPI CSI-2 host/device controllers for high-speed serial interface between image processor and camera sensors
- Camera SLVS-EC 2.0 Receiver 5.0Gbps 8-Lane