You are here:
BCH encoder and decoder for NAND FLASH
This IP is a BCH code encoder and decoder designed for
storage application to address the reliability challenges. The
parameters can be customized.
storage application to address the reliability challenges. The
parameters can be customized.
特色
- Parameter customizable
- AXI interface, easy integration
- High throughput with low complexity hardware
- Strong error correction performance
- Patented low complexity parallel encoder design
- High parallel decoder design with low complexity
- Chien search design
优势
- Parameter customizable
- AXI interface, easy integration
- High throughput with low complexity hardware
- Strong error correction performance
- Patented low complexity parallel encoder design
- High parallel decoder design with low complexity
- Chien search design
可交付内容
- Source Code for Matlab simulation
- Verilog HDL Source Code for En/Decoder IP
- IP Verification Environment
- FPGA Verification Environment Reference Design
- IP User Guide
- IP Test Documantation
- Integration support including consulting
应用
- NAND FLASH error correction
查看 BCH encoder and decoder for NAND FLASH 详细介绍：
- 查看 BCH encoder and decoder for NAND FLASH 完整数据手册
- 联系 BCH encoder and decoder for NAND FLASH 供应商