28G LR Multi-Protocol SerDes (MPS) PHY - GLOBALFOUNDRIES 12nm
You are here:
Band Gap IP, Input: 1.8V, VBG=0.615V, UMC 0.18um G2 process
VBG=0.615V, VCCA=1.8V, VCCA_min=1.0V, Ivcca=30uA, UMC 0.18um GII Logic process.
查看 Band Gap IP, Input: 1.8V, VBG=0.615V, UMC 0.18um G2 process 详细介绍：
- 查看 Band Gap IP, Input: 1.8V, VBG=0.615V, UMC 0.18um G2 process 完整数据手册
- 联系 Band Gap IP, Input: 1.8V, VBG=0.615V, UMC 0.18um G2 process 供应商
Power IP IP
- Multi-Protocol Crypto Packet Engine, Low Power, Bus Attached
- Low-Latency SerDes PMA
- Power Deliver Network Monitoring and Droop Detection
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software