AXI4 Memory-Mapped to/from AXI4-Stream DMA
The core is supplied as independent Memory-Mapped to Stream and Stream to Memory-Mapped single DMA channel modules each with its own AXI4-LITE slave. The modules operate in direct register mode, where control and status registers (CSR) are used to configure descriptors and trigger transfers from the host system. Data bus width, address width, burst length and other parameters are customizable at synthesis time, allowing flexible resource management and adjusment for diverse peripherals. Stream master and slave logic includes convenient data width converters supporting byte alligned 8, 16, 24, 32 and higher bit widths.
The EDI-AXI4-DMA core is provided as VHDL source or packaged for the Xilinx IP Integrator tool and can be combined with other Xilinx IP cores. The parameters are completely configurable in the package allowing the designer to adjust for different peripherals.
查看 AXI4 Memory-Mapped to/from AXI4-Stream DMA 详细介绍:
- 查看 AXI4 Memory-Mapped to/from AXI4-Stream DMA 完整数据手册
- 联系 AXI4 Memory-Mapped to/from AXI4-Stream DMA 供应商
Block Diagram of the AXI4 Memory-Mapped to/from AXI4-Stream DMA
AXI4 IP
- PCIe 2.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- PCIe 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with Built-in DMA and Configurable AMBA AXI Interconnect
- PCIe 2.1 Controller with the PHY Interface for PCI Express (PIPE) specification and native user interface support
- Display Controller - LCD / OLED Panels (AXI4 Bus)
- PCIe 3.0, 2.1, 1.1 Controller supporting Root Port, Endpoint, Dual-mode Configurations, with AMBA AXI User Interface
- PCIe 4.0 Controller with AMBA AXI interface