RISC-V ARC-V RMX-100 Ultra-low Power 32-bit Processor IP for Embedded Applications
You are here:
AXI to PLBV46 Bridge
The Advanced Microcontroller Bus Architecture (AMBA®) Advanced eXtensible Interface (AXI4) to Processor Local Bus (PLB v4.6) Bridge translates AXI transactions into PLBv46 transactions. It functions as 32/64-bit slave on AXI4 and 32/64-bit master on the PLB.
查看 AXI to PLBV46 Bridge 详细介绍：
- 查看 AXI to PLBV46 Bridge 完整数据手册
- 联系 AXI to PLBV46 Bridge 供应商
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC