You are here:
AXI QSPI with Execute in Place
The Quad Serial Peripheral Interface module either controls a serial data link as a master, or reacts to a serial data link as a slave.
The IPC-QSPI-AXI bus controller can be configured under software control to be a master or slave device. Reading and writing the core is done on the AMBA® AXI bus interface. The core operates in various data modes from 4-bits to 32-bits (8 modes are supported in multiples of 4 data bits). The data is then serialized and then transmitted, either LSB or MSB first, using the standard 4-wire SPI bus interface or the extended Dual or Quad Bus modes.
The IPC-QSPI-AXI module is compatible with various industry-standard DMA controllers. DMA operation in the IPC-QSPI-AXI can be enabled to assist a DMA controller in the loading (writing) of the transmit FIFO, and the unloading (reading) of the receive FIFO.
The Execute in Place (XIP) Mode allows an AXI Master to directly read the contents of any of several industry-standard FLASH devices (such as Winbond, Macronix, Spansion and Micron devices) simply by reading from the address space of the QSPI Controller.
The IPC-QSPI-AXI can be used with up to four SPI slave devices.
The IPC-QSPI-AXI bus controller can be configured under software control to be a master or slave device. Reading and writing the core is done on the AMBA® AXI bus interface. The core operates in various data modes from 4-bits to 32-bits (8 modes are supported in multiples of 4 data bits). The data is then serialized and then transmitted, either LSB or MSB first, using the standard 4-wire SPI bus interface or the extended Dual or Quad Bus modes.
The IPC-QSPI-AXI module is compatible with various industry-standard DMA controllers. DMA operation in the IPC-QSPI-AXI can be enabled to assist a DMA controller in the loading (writing) of the transmit FIFO, and the unloading (reading) of the receive FIFO.
The Execute in Place (XIP) Mode allows an AXI Master to directly read the contents of any of several industry-standard FLASH devices (such as Winbond, Macronix, Spansion and Micron devices) simply by reading from the address space of the QSPI Controller.
The IPC-QSPI-AXI can be used with up to four SPI slave devices.
查看 AXI QSPI with Execute in Place 详细介绍：
- 查看 AXI QSPI with Execute in Place 完整数据手册
- 联系 AXI QSPI with Execute in Place 供应商
Block Diagram of the AXI QSPI with Execute in Place
QSPI IP
- Flipchip 5V Fail-Safe GPIO, 5V GPIO, 5V GPI and I2C Compliant 5V ODIO
- Specialized 1.2V to 3.3V Fail-Safe GPIO and 3.3V I2C Open-Drain in 110nm
- Specialized 1.2V to 3.3V Fail-Safe GPIO and 3.3V I2C Open-Drain in 110nm
- Quad SPI Master IP
- QSPI FLASH Controller – XIP functionality (SINGLE, DUAL and QUAD SPI Bus Controller with Double Data Rate support)
- xSPI - PSRAM Master