You are here:
Aurora 64B/66B IP Core
Aurora 64B/66B is a lightweight and open protocol suitable for chip-to-chip, board-to-board and backplane applications using very high speed transceivers.
The ALSE Aurora 64B/66B IP core is a very compact and optimized implementation of this protocol, also developed and verified to ensure full compatibility with the Xilinx core (interoperability has been tested and demonstrated).
This IP targets mainly Intel FPGAs but is available for other vendors, and potentially for ASIC projects.
Compared to the 8B/10B version of the Aurora protocol, the 64B/66B flavor addresses the highest lanes speeds (when 8B/10B typically stops around 6 GBs per lane).
It also offers an effective bandwidth of up to 97%, instead of 80% for 8B/10B.
Our IP therefore provides an efficient way to interconnect Intel and Xilinx FPGAs, or any other chip(ASIC, ASSP, etc …) using the Aurora 64B/66B protocol.
The ALSE Aurora 64B/66B IP core is a very compact and optimized implementation of this protocol, also developed and verified to ensure full compatibility with the Xilinx core (interoperability has been tested and demonstrated).
This IP targets mainly Intel FPGAs but is available for other vendors, and potentially for ASIC projects.
Compared to the 8B/10B version of the Aurora protocol, the 64B/66B flavor addresses the highest lanes speeds (when 8B/10B typically stops around 6 GBs per lane).
It also offers an effective bandwidth of up to 97%, instead of 80% for 8B/10B.
Our IP therefore provides an efficient way to interconnect Intel and Xilinx FPGAs, or any other chip(ASIC, ASSP, etc …) using the Aurora 64B/66B protocol.
查看 Aurora 64B/66B IP Core 详细介绍：
- 查看 Aurora 64B/66B IP Core 完整数据手册
- 联系 Aurora 64B/66B IP Core 供应商
Block Diagram of the Aurora 64B/66B IP Core
Interface and Interconnect IP
- AXI- Interconnect : Advanced Extensible Interface Bus IP
- Universal Chiplet Interconnect Express (UCIe) Controller
- Serial Peripheral Interconnect Master & Slave Interface Controller
- UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Physical Layer Interface Core
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC