USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
You are here:
Audio ADDA IP, 16 bits, 96KHz, UMC 0.18um G2 process
16-Bit 96KHz Sigma-Delta audio Codec, UMC 0.18um GII Logic process.
查看 Audio ADDA IP, 16 bits, 96KHz, UMC 0.18um G2 process 详细介绍：
- 查看 Audio ADDA IP, 16 bits, 96KHz, UMC 0.18um G2 process 完整数据手册
- 联系 Audio ADDA IP, 16 bits, 96KHz, UMC 0.18um G2 process 供应商
ADC/DAC IP
- Audio codec with capacitor-less 106 dB dynamic range ADC and 120 dB SNR DAC with low latency
- 12-bit 12-Gsps Transceiver (ADC/DAC/PLL)
- 8-bit 48-Gsps Transceiver (ADC/DAC/DLL)
- UCIe based 12-bit 12-Gsps Transceiver (ADC/DAC/PLL/UCIe)
- UCIe based 8-bit 48-Gsps Transceiver (ADC/DAC/PLL/UCIe)
- 16bit 5Msps SAR General Purpose ADC IP Core