You are here:
ASIP-2
The FFT/IFFT/DCT engine is an application specific instruction set processor (ASIP) optimized for the implementation of Fourier and cosine transforms, while also supporting general FIR equations.
The engine is divided into two main parts: a processing element, which deals directly with the data, and an embedded processor to control the signal flow by configuring the processing element. The system architecture is shown in the Fig.
The engine is divided into two main parts: a processing element, which deals directly with the data, and an embedded processor to control the signal flow by configuring the processing element. The system architecture is shown in the Fig.
查看 ASIP-2 详细介绍：
- 查看 ASIP-2 完整数据手册
- 联系 ASIP-2 供应商
Block Diagram of the ASIP-2
Reconfigurable IP
- 12 / 10 / 8-bit Reconfigurable SAR ADC 1.7MS/s (12-bit Mode) 2.8MS/s (8-bit Mode)
- Reconfigurable Parallel CRC Generator
- High Performance Media Processor
- Configurable PCI Express 3.0, 2.0, 1.1 Controller IP for ASIC/SoC with AMBA AXI User Interface
- High Speed Differential Signal Receiver IP for PHY
- High Speed Differential Signal Transmitter IP