You are here:
Analog I/O - low capacitance, low leakage
Analog I/OS and power line ESD solutions
All voltage domains (0.75V to 5V)
Additional voltage (e.g. 12V in 28nm proven)
Ultra-low leakage
Low parasitic capacitance
All voltage domains (0.75V to 5V)
Additional voltage (e.g. 12V in 28nm proven)
Ultra-low leakage
Low parasitic capacitance
查看 Analog I/O - low capacitance, low leakage 详细介绍：
- 查看 Analog I/O - low capacitance, low leakage 完整数据手册
- 联系 Analog I/O - low capacitance, low leakage 供应商
Analog I/O IP
- DDR2/DDR3/DDR3L/LPDDR2 I/O Buffer - TSMC 40 CLN40LP
- ONFI 3.0 Compatible I/O Buffer - TSMC 28 CLN28HPM
- A 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- 1.8V/3.3V Switchable GPIO With 5V I2C Open Drain & Analog in 16/12nm
- 1.8V/3.3V Switchable GPIO With 3.3V I2C Open Drain & Analog in 22nm
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell