MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, N7, N5A)
You are here:
AMBA AHB Bus Master
特色
- Supports AHB bus interface to the ARM CPU.
- User interface designed for high speed access to any slave devices on the AHB Bus.
- User specified single or burst data access on the AHB interface and user interface.
- Handles wait state insertion by any slave devices.
- Automatic bus arbitration.
- Supports all slave device responses: OKAY, RETRY, SPLIT and ERROR.
- No delay insertion on data transfer between user interface and AHB bus.
- Supports bus parking.
- Efficient user interface optimized for on-chip data communication.
- User interface matches seamlessly with Eureka Technology DMA controller or PCI bridge.
- Optimized for ASIC and PLD implementations, including Excalibur PLD.
查看 AMBA AHB Bus Master 详细介绍：
- 查看 AMBA AHB Bus Master 完整数据手册
- 联系 AMBA AHB Bus Master 供应商
ARM AMBA AHB Bus Master IP
- eSPI & SPI Master/Slave Controller w/FIFO (APB, AHB, or AXI Bus)
- SPI Master / Slave Controller w/FIFO (AHB & AHB-Lite Bus)
- SPI Master Controller w/FIFO (AHB & AHB-Lite Bus)
- SPI Master / Slave Controller w/FIFO (APB Bus)
- I2C Master Controller w/FIFO (AHB & AHB-Lite Bus)
- SPI Master / Slave Controller w/FIFO (AXI & AXI-Lite Bus)